MFMORY CMOS $2 M \times 32 BIT$ **FAST PAGE MODE DRAM MODULE**

MB8502D032AA-60/-70

2 M × 32 BIT Fast Page Mode DRAM Module, 5 V. 2-bank

■ DESCRIPTION

The Fujitsu MB8502D032AA is a fully decoded, CMOS dynamic random access memory (DRAM) module consisting of four MB8118160A devices. The MB8502D032AA is optimized for those applications requiring high speed, high performance and large memory storage. The operation and electrical characteristics of the MB8502D032AA are the same as the MB8118160A which features fast page mode operation. For ease of memory expansion, the MB8502D032AA is offered in a 72-pad Single In-line Memory Module package (SIMM).

■ PRODUCT LINE & FEATURES

Parai	neter	MB8502D032AA-60	MB8502D032AA-70		
RAS Access Time		60 ns max.	70 ns max.		
Random Cycle Time	e 110 ns min. 130 ns min.		130 ns min.		
Address Access Time		30 ns max.	35 ns max.		
CAS Access Time		15 ns max.	17 ns max.		
Fast Page Mode Cycle	Time	40 ns min.	45 ns min.		
Dower Discinction	Operating Mode	1782 mW max.	1672 mW max.		
Power Dissipation	Standby Mode	22 mW (CMO	S)/44 mW (TTL)		

• Organization: 2,097,152 words × 32 bits

• Memory: MB8118160A, 4 pcs

• $5.0 \text{ V} \pm 10\%$ Supply Voltage

• 1,024 Refresh Cycles / 16.4 ms


· Self Refresh Capability

- Fast page mode operation
- · Package and Ordering Information:

72-pin SIMM, order as MB8502D032AA-xxSG


(SG = Gold Pad)

■ PACKAGE



DQ0 DQ1 DQ2 DQ3 Vcc A0 A2 A4 A6 DQ4 DQ5 DQ6 DQ7 A7 Vcc A9 RAS2 N.C.	2 4 6 8 10 12 14 16 18 20 22 24 26 30 32 34 36	1 3 5 7 9 11 13 15 17 19 21 22 25 27 29 31 33 35	Vss DQ16 DQ17 DQ18 DQ19 N.C. A1 A3 A5 N.C. DQ20 DQ21 DQ22 DQ22 DQ23 N.C. A8 RAS3 N.C.
N.C. CAS0 CAS3 RAS0 N.C. N.C. DQ24 DQ25 DQ26 DQ27 DQ28 DQ29 DQ30 DQ31 N.C. PD2 PD4 Vss	38 40 42 44 46 48 50 52 54 56 62 64 66 68 70 72	37 39 41 43 45 47 49 51 53 55 57 61 63 65 67 71	N.C. Vss CAS2 CAS1 RAS1 WE DQ8 DQ10 DQ11 DQ12 Vcc DQ13 DQ14 DQ15 PD1 PD3 N.C.

Pin#	Symbol	-60	-70
67	PD₁	N.C.	N.C.
68	PD ₂	N.C.	N.C.
69	PD ₃	N.C.	Vss
70	PD4	N.C.	N.C.



■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Value	Unit
Supply Voltage	Vcc	-0.5 to +7.0	V
Input Voltage	Vin	-0.5 to +7.0	V
Output Voltage	Vouт	-0.5 to +7.0	V
Short Circuit Output Current	Іоит	-50 to +50	mA
Power Dissipation	P _D	4	W
Storage Temperature	Тѕтс	-55 to +125	°C

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

(Referenced to Vss)

Parameter	Symbol	Min.	Тур.	Max.	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	_	0	_	V
Input High Voltage, All Inputs	Vıн	2.4	_	6.5	V
Input Low Voltage, All Inputs*	VıL	-0.3	_	0.8	V
Ambient Temperature	TA	0	_	70	°C

^{*:} Undershoots of up to -2.0 volts with a pulse width not exceeding 20 ns are acceptable.

WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

■ CAPACITANCE

 $(T_A = 25^{\circ}C, f = 1 \text{ MHz}, V_{CC} = 5.0 \text{ V})$

Parameter	Symbol	Тур.	Max.	Unit
Input Capacitance, Ao to Ao	C _{IN1}	_	36	pF
Input Capacitance, RASo to RASo	C _{IN2}	_	12	pF
Input Capacitance, CASo to CASo	Сімз	_	16	pF
Input Capacitance, WE	C _{IN4}	_	26	pF
I/O Capacitance, (DQ ₀ to DQ ₃₁)	CDQ	_	29	pF

■ DC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.)

Parameter	Notes		Symbol	Condition	Value		Unit
Parameter			Symbol	Condition	Min.	Max.	Unit
Output High Voltage	*1		Vон	Iон = −5 mA	2.4	_	V
Output Low Voltage	*1		Vol	IoL = 4.2 mA	_	0.4	V
		RAS		0 V ≤ Vin ≤ Vcc,	-20	20	
Input Leakage Current		CAS	I _{I(L)}	$4.5 \text{ V} \le \text{Vcc} \le 5.5 \text{ V},$ Vss = 0 V, all other pins	-20	20	μΑ
		Address, WE		not under test = 0 V	-20	20	
Output Leakage Current			I _{O(L)}	0 V ≤ V _{OUT} ≤ 5.5 V, Data out disabled	-20	20	μА
Operating Current (Average Power	*2	MB8502D032AA-60	laa.	RAS & CAS cycling,	_	324	mA
Supply Current)	2	MB8502D032AA-70	- Icc1		_	304	
Standby Current		TTL Level	lcc2	RAS = CAS = VIH	_	8	mA
(Power Supply Current)		CMOS Level	ICC2	$\overline{RAS} = \overline{CAS} \ge Vcc - 0.2 V$	_	4] "'' [
Refresh Current #1 (Average Power	*2	MB8502D032AA-60	- Іссз	CAS = V _{IH} , RAS = cycling,	_	324	mA
Supply Current)	2	MB8502D032AA-70	1003	trc = min	_	304	IIIA
Fast Page Mode	*2	MB8502D032AA-60	laa.	$\overline{RAS} = V_{L}, \overline{CAS} = cycling,$	_	204	
Current	2	MB8502D032AA-70	Icc4	tpc = min	_	184	mA
Refresh Current #2	*2	MB8502D032AA-60	lcc5	RAS = cycling, CAS-	_	324	mA
(Average Power Supply Current)		MB8502D032AA-70	ICC5	before-RAS, t _{RC} = min	_	304	1 111/4
Refresh Current #3 (Average Power Supply	Current))	Icc ₉	Self Refresh		4	mA

Notes: *1. Referenced to Vss.

*2. lcc depends on the output load conditions and cycle rate. The specific values are obtained with the output open.

lcc depends on the number of address change as $\overline{RAS} = V_{IL}$ and $\overline{CAS} = V_{IH}$, $V_{IL} > -0.3$ V. lcc₁, lcc₃ and lcc₅ are specified at one time of address change during $\overline{RAS} = V_{IL}$ and $\overline{CAS} = V_{IH}$. lcc₄ is specified at one time of address change during one Page cycle.

■ AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 1, 2, 3

Na	Parameter	Notes	Comple of	MB8502D032AA-60		MB8502D	Unit	
No.	Parameter	Notes	Symbol	Min.	Max.	Min.	Max.	Unit
1	Time Between Refresh		t REF	_	16.4	_	16.4	ms
2	Random Read/Write Cycle Time		t RC	104	_	130	_	ns
3	Access Time from RAS	*4,7	t RAC		60		70	ns
4	Access Time from CAS	*5,7	t cac	_	15	_	17	ns
5	Column Address Access Time	*6,7	t AA	_	30		35	ns
6	Output Hold Time		t он	3	_	3	_	ns
7	Output Buffer Turn on Delay Time		t on	0	_	0	_	ns
8	Output Buffer Turn off Delay Time	*8	t off		15	1	17	ns
9	Transition Time		t⊤	3	50	3	50	ns
10	RAS Precharge Time		t RP	40	_	50	_	ns
11	RAS Pulse Width		t RAS	60	100000	70	100000	ns
12	RAS Hold Time		t rsh	15	_	17	_	ns
13	CAS to RAS Precharge Time		t crp	5	_	5	_	ns
14	RAS to CAS Delay Time	*9,10	t RCD	20	45	20	53	ns
15	CAS Pulse Width		t cas	15	10000	17	10000	ns
16	CAS Hold Width		t csH	60	_	70	_	ns
17	CAS Precharge Time	*17	t CPN	10	_	10	_	ns
18	Row Address Set Up Time		t asr	0	_	0	_	ns
19	Row Address Hold Time		t rah	10	_	10	_	ns
20	Column Address Set Up Time		t asc	0	_	0	_	ns
21	Column Address Hold Time		t cah	15	_	15	_	ns
22	Column Address Hold Time from RAS	S	t ar	35	_	35	_	ns
23	RAS to Column Address Delay Time	*11	t RAD	15	30	15	35	ns
24	Column Address to RAS Lead Time		tral	30	_	35	_	ns
25	Column Address to CAS Lead Time		t CAL	30	_	35	_	ns
26	Read Command Set Up Time		trcs	0	_	0	_	ns
27	Read Command Hold Time Referenced to RAS	*12	t rrh	0	_	0	_	ns

(Continued)


(Continued)

Na	Developed No.		Sumah al	MB8502D	032AA-60	MB8502D	032AA-70	11:4:4
No.	Parameter Note	28 8	Symbol	Min.	Max.	Min.	Max.	Unit
28	Read Command Hold Time Referenced to CAS	*12	t rch	0	_	0	_	ns
29	Write Command Set Up Time *13	,18	twcs	0	_	0	_	ns
30	Write Command Hold Time		twcн	15		15	_	ns
31	Write Command Hold Time from RAS		twcr	35	_	35	_	ns
32	WE Pulse Width		t wp	10	_	10	_	ns
33	Write Command to RAS Lead Time		trwL	15	_	17	_	ns
34	Write Command to CAS Lead Time		tcwL	15	_	17	_	ns
35	DIN Set Up Time		t DS	0	_	0	_	ns
36	DIN Hold Time		t DH	15	_	15	_	ns
37	Data Hold Time from RAS		t DHR	35	_	35	_	ns
38	RAS Precharge Time to CAS Active Time (Refresh Cycles)		t RPC	5	_	5	_	ns
39	CAS Set Up Time (C-B-R Refresh)		tcsr	0		0	_	ns
40	CAS Hold Time (C-B-R Refresh)		t chr	10	_	12	_	ns
41	CAS to Data in Delay Time		tcdd	15	_	17	_	ns
42	DIN to CAS Delay Time	*15	tozc	0	_	0	_	ns
43	Fast Page Mode RAS Pulse Width		t rasp	_	100000	_	100000	ns
44	Fast Page Mode Read/Write Cycle Time		t PC	40	_	45	_	ns
45	Access Time from CAS Precharge *7	,16	t CPA	_	35	_	40	ns
46	Fast Page Mode CAS Precharge Time		t CP	10	_	10	_	ns
47	Fast Page Mode \overline{RAS} Hold Time from \overline{CA} Precharge	S	t RHCP	35	_	40	_	ns
48	Fast Page Mode CAS Precharge to WE Delay Time	*18	t CPWD	55	_	62	_	ns
49	RAS Pulse Width (Self Refresh)	*19	t rass	100	_	100	_	μs
50	RAS Precharge Time (Self Refresh)	'19	t RPS	110	_	125	_	ns
51	CAS Hold Time (Self Refresh)	*19	t chs	-50	_	-50	_	ns

- **Notes:** *1. An initial pause (RAS = CAS = V_H) of 200 μs is required after power-up followed by any eight RAS-only cycles before proper device operation is achieved. If an internal refresh counter is used, a minimum of eight CAS-before-RAS initialization cycles are required instead of eight RAS cycles.
 - *2. AC characteristics assume $t_T = 5$ ns.
 - *3. V_{IH} (min) and V_{IL} (max) are reference levels for measureing the timing of input signals. Transition times are measured between V_{IH} (min) and V_{IL} (max).
 - *4. Assumes that trcd ≤ trcd (max), trad ≤ trad (max). If trcd is greater than the maximum recommended value shown in this table, trac will be increased by the amount that trcd exceeds the value shown.
 - *5. If tRCD ≥ tRCD (max), tRAD ≥ tRAD (max), and tASC ≥ tAA tCAC tT, access time is tCAC.
 - *6. If trad \geq trad (max) and tasc \leq taa tcac tr, access time is taa.
 - *7. Measured with a load equivalent to two TTL loads and 100 pF.
 - *8. toff and toez are specified that output buffer change to high-impedance state.
 - *9. Operation within the tred (max) limit ensures that trac (max) can be met. tred (max) is specified as a reference point only; if tred is greater than the specified tred (max) limit, access time is controlled exclusively by trac or trad.
 - *10. t_{RCD} (min) = t_{RAH} (min)+ 2 t_{T} + t_{ASC} (min).
 - *11. Operation within the trad (max) limit ensures that trac (max) can be met. trad (max) is specified as a reference point only; if trad is greater than the specified trad (max) limit, access time is controlled exclusively by trac or trad.
 - *12. Either trrh or trch must be satisfied for a read cycle.
 - *13. twcs is specified as a reference point only. If twcs ≥ twcs (min) the data output pin will remain High-Z state through entire cycle.
 - *14. Assumes that twcs < twcs (min).
 - *15. tcpa is access time from the selection of a new column address (caused by changing CAS from "L" to "H"). Therefore, if tcp become long, tcpa also become longer than tcpa (max).
 - *16. Assumes that CAS-before-RAS refresh.
 - *17. twcs and tcPWD are not restrictive operating parameters. They are included in the data sheet as an electrical characteristic only. If twcs ≥ twcs (min), the cycle is an early write cycle and Dou⊤ pin will maintain high-impedance state thoughout the entire cycle. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear the Dou⊤ pin, and write operation can be executed by satisfying trwL, tcwL, tral and tcal specifications.
 - *18. Assumes that Self Refresh.

^{*}Source: See MB8118160A Data Sheet for details on the electricals.

■ PACKAGE DIMENSIONS



FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 4-1-1, Kamikodanaka
Nakahara-ku, Kawasaki-shi
Kanagawa 211-88, Japan

Tel: (044) 754-3753 Fax: (044) 754-3329

North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A. Tel: (408) 922-9000

Fax: (408) 432-9044/9045

Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 63303 Dreieich-Buchschlag Germany

Tel: (06103) 690-0 Fax: (06103) 690-122

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED #05-08, 151 Lorong Chuan New Tech Park Singapore 556741

Tel: (65) 281 0770 Fax: (65) 281 0220 All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.

F9704